Logo

IEEE/ISO/IEC 14575-2000

Current Revision

ISO/IEC/IEEE International Standard - Information Technology - Microprocessor systems - Heterogeneous InterConnect (HIC) (Low-Cost, Low-Latency Scalable Serial Interconnect for Parallel System Construction)

$248.00


Sub Total (1 Item(s))

$ 0.00

Estimated Shipping

$ 0.00

Total (Pre-Tax)

$ 0.00


Document Preview Not Available...

New IEEE Standard - Inactive-Withdrawn. Enabling the construction of high-performance, scalable, modular, parallel systems with low system integration cost is discussed. Complementary use of physical connectors and cables, electrical properties, and logical protocols for point-to-point serial scalable interconnect, operating at speeds of 10-200 Mb/s and at 1 Gb/s in copper and optic technologies, is described.
The scope of this standard is the physical connectors and cables, electrical properties, and logical protocols for point-to-point serial scalable interconnect, operating speeds of 10-200 Mb/s and at 1 Gb/s in copper and optic technologies [as developed in Open Microprocessor Systems Initiative/Heterogeneous InterConnect Project (OMI/HIC)].
The purpose of this standard is to enable high performance, scalable, modular, parallel systems to be constructed with low system integration cost; to support communications systems fabric; to provide a transparent implementation of a range of high level protocols [communications (e.g., ATM), message passing, shared memory transactions, etc.], and to support links between heterogeneous systems.

SDO IEEE: Institute of Electrical and Electronics Engineers
Document Number 14575
Publication Date May 22, 2001
Language en - English
Page Count 272
Revision Level
Supercedes
Committee Microprocessor Standards Committee
Publish Date Document Id Type View
May 22, 2001 14575-2000 Revision